Abstract-Quantum dot (QD) layouts are becoming more complex as the technology is being applied to more sophisticated multi-QD structures. This increase in complexity requires improved capacitance modeling both for the design and accurate interpretation of QD properties from measurement. A combination of process simulation, electrostatic simulation, and computer-assisted design (CAD) layout packages are used to develop a 3-D classical capacitance model. The agreement of the classical model's capacitances is tested against two different, experimentally measured, topographically complex silicon QD geometries. Agreement with experiment, within 10%-20%, is demonstrated for the two structures when the details of the structure are transferred from the CAD to the model capturing the full 3-D topography. Small uncertainties in device dimensions due to uncontrolled variation in processing, like layer thickness and gate size, are calculated to be sufficient to explain the disagreement. The sensitivity of the capacitances to small variations in the structure also highlights the limits of accuracy of capacitance models for QD analysis. We furthermore observe that a critical density, the metal-insulator transition, can be used as a good approximation of the metallic edge of the QD when electron density in the dot is calculated directly with a semiclassical simulation.
oxide semiconductor (CMOS) computing approaches, such as cellular automata [3] and quantum computing [4] . Sophisticated geometries have been and are increasingly being experimentally examined for applications, such as QD cellular automata [3] , charge pumps [5] , [6] , single-electron charge sensing [7] , [8] , multiple QD coupling [9] , [10] , circuit interactions with QDs [11] , and proposed architectures for different kinds of computing [4] , [12] , [13] . This increasing sophistication in QD technology that involves many QDs coupled to neighboring devices, such as charge sensors and external circuitry, requires improved modeling capabilities both to rapidly design and assist in analyzing results (like dot size and position), as well as understand potential systematic parasitic effects, such as disorder within the QD and external crosstalk.
QD behavior is frequently dominated by classical capacitive properties of the structure [14] . Highly detailed models that incorporate calculations of the quantum mechanical aspects of the dot are critical for in-depth understanding of the underlying single-electron physics. However, a purely classical capacitance model is sufficient for many necessary aspects of QD and QD coupling to the environment. Furthermore, a less numerically intensive model than those required for full self-consistent Schrödinger-Poisson or technology CAD (TCAD) calculations are often necessary to tractably handle many coupled devices and the surrounding environment when it is desired to rapidly investigate numerous permutations of QD device geometries and their surrounding couplings.
In addition to guiding the design and subsequent iterations of QDs, the capacitive coupling model will be extremely useful to engineers designing the future support electronics needed to control, manipulate, and measure QDs. The capacitance model can be translated into a simulation program with integrated circuit emphasis (SPICE) [15] circuit element to determine the effects that control and readout will have on the QD. Effects worth exploring include crosstalk between signal lines [16] , feedback to the QD from readout, charge injection [17] , and the effects of process variation establishing limits on the precision and accuracy of such capacitance models.
In this paper, we investigate the accuracy in calculated capacitances for topographically complex silicon (Si) QD structures. Experimental measurement of the QD size is established through the capacitances of the external conductors to the QD. A capacitance matrix is calculated for two significantly different QD geometries and compared to their respective experimental results published in the literature. A heuristic approach is examined, in which the size of the QD, the metallic sheet of quantum confined electron density, is estimated by the lithographic features of the structure, and then slowly adjusted to fit measurement. This approach is compared with an approach, in which the QD size is estimated by directly simulating the electron density using semiclassical methods available in a commercially available TCAD simulator. Agreement with experiment, within 10%-20%, is demonstrated for both approaches when the details of the full structure are transferred into the 3-D solid model. Uncertainties in the actual experimental structure due to small variations in layer thickness and gate sizes are more than sufficient to explain differences between the simulation and experimentally obtained capacitances. Furthermore, we present the observation that the size of the QD, the metallic quantumconfined region, can be estimated well using an electron density contour of 1.5 × 10 11 cm −2 combined with the semiclassical TCAD calculation of the electron density. The metal-insulator transition (MIT) for similar Si MOS devices was measured recently [18] to be approximately 1.5 × 10 11 cm −2 . This model's utility is also demonstrated through its application in corroborating that the QD size is defined by the lithographic gate features rather than disorder in the local potential. Disorder in the MOS system, nonuniform potential due to charged defects and traps, can lead to disorder-assisted QD formation. The sensitivity of this capacitance simulation to the size and location of the QD, therefore, lends significant assistance in determining whether the QD is formed with the assistance of a local disorder potential or whether the system is relatively clean of disorder and determined by the intended physical gate structure.
II. DESCRIPTION OF APPROACH
The following general approach was applied to a tunable lateral QD geometry [19] and a top-gated nanowire geometry [20] both of which were enhancement-mode MOS structures. A detailed description of the tunable lateral QD calculation will be described, whereas only the results of the gated nanowire calculation will be presented. The general approach to calculate the capacitances begins with constructing a meshed 3-D model of a quantum device that is then used for simulating capacitances.
The steps for simulating capacitance matrices start with developing an AutoCAD model, Fig. 1 . Either the original AutoCAD model for the lithography is used or a more accurate representation is produced by altering the original AutoCAD to match SEM images of the fabricated nanostructures.
The conducting regions designated by the metallic regions in the AutoCAD model are augmented with the incorporation of regions that represent thin metallic sheets in the Si, where the formation of either a 2-D electron (or hole) gas (2DEG) or a QD region is expected. Two approaches are used in defining the conductor elements of the 2DEG layer. One is to use a heuristic approach starting with the 2DEG position assumed to be located directly below the lithographic gate features that are biased to induce electrons or holes. A second approach, which is more computationally intensive, uses a commercially available semiclassical TCAD simulation package to calculate the electron density in limited regions to provide better local estimates of the metallic region. This provides a more accurate estimate of the effects of the 3-D topology and lateral depletion from neighbor gates used to control the lateral extent of the electrons (holes). For this case, a critical density is chosen to define the edge between metallic and insulating behavior. Herein, the MIT is defined at a density of 1.5 × 10 11 electrons/cm 2 , which was a measured transition [18] at similar operating temperature for the devices examined in this paper, T∼300 mK.
Several CAD packages are engaged to achieve a high fidelity of transfer of the 3-D features of the device to the simulated capacitance model. A custom fabrication process file (e.g., what is used for e-beam lithography), compatible with Auto-CAD software and a process simulator, MEMS Design Tool Suite 2.2.4 [21] , is used to render the essential features of the fabrication process. A 3-D solid model is generated with this CAD software package. The 3-D solid model is imported from AutoCAD into SolidWorks [22] , where an assembly model is built and saved as an initial graphics exchange specification (IGES) file, which, in turn, is then imported into ESI's CFD-GEOM [23] . Manual repairing operations (sometimes extensive on complex geometries) are needed at each stage to clean up missing or defective surfaces and erroneously appearing lines and points (so-called "dirty" geometric entities) imported from other CAD software. CFD-GEOM's editor offers simple and easy-to-use tools to repair and modify such faults in geometry. The 3-D model with clean geometry is meshed in CFD-GEOM. The meshed 3-D model from CFD-GEOM is used in CFD-ACE + MEMS electrostatics solver [23] , to compute the capacitance matrix. CFD-ACE + MEMS software provides a fully integrated environment for multiscale, multiphysics, and high fidelity analysis of semiconductor device structures.
III. MODELING OF DOUBLE-TOP-GATED QD AND DOUBLE-GATED NANOWIRE

A. Double-Top-Gated QD Structure
Capacitances are calculated and compared to measurement for two QD device structures with significantly different geometries. An open, double-top-gated lateral structure with significant topology [19] (see Fig. 2 ) is designated as device 1 for the discussion in this paper and leads to a 3-D model with 16 conductors. The device structure uses two levels of conducting gates. A top Al gate is positively biased to draw electrons to the Fig. 2 . Cross-sectional schematic of simulated Si lateral QD structure described in text and also in [19] . The cross section shows only one active poly-Si depletion gate. The layout of the lateral poly-Si depletion gate structure is shown in Fig. 3 . Fig. 3 . SEM image of poly-Si gate structures from lateral QD structure described in text and elsewhere in [19] .
surface of the Si, and poly-Si gates buried below the Al are used to locally deplete and confine the electrons in low-dimensional geometries. The conducting gates are insulated from one another and the Si using a SiO 2 gate oxide between the poly-Si and the Si combined with an atomic layer deposited (ALD) Al 2 O 3 layer placed between the poly-Si and the Al. The simulated structures assume a conformal deposition of the ALD using the same thickness on sidewalls as on the top of the flat regions. The layer thicknesses are nominally the same as those used in the experiment: SiO 2 gate oxide = 35 nm; poly-Si = 200 nm; atomic layer deposition (ALD) of Al 2 O 3 = 60 nm; and Al top gate = 300 nm. The Si substrate is modeled as a dielectric to a depth of 1000 nm. The actual geometry of the fabricated poly-Si gate structure is taken from a scanning electron microscope (SEM) image of a duplicate device (see Fig. 3 ) after the poly-Si etch step.
In developing an AutoCAD file for simulating capacitances, we started with the original AutoCAD geometry used in developing the mask for etching the poly-Si structures, and modified it to match the SEM image. A good match to the fabricated polySi structures (see Fig. 4 ) was achieved by enlarging the original AutoCAD poly-Si dimensions an additional 30 nm in horizontal directions (i.e., 30-nm offset) beyond their dimensions in the poly-Si etch mask.
The poly-Si gate structures (see Fig. 4 ) are denoted as conductors C8-C15 in the 3-D simulation model. The Al top gate (i.e., accumulation gate) is designated as conductor C16. The top gate is used to induce regions of sufficient electron densities in the Si at the Si-SiO 2 interface that are higher than the metalinsulator transition (i.e., 1.5 × 10 11 electrons/cm 2 ) resulting in metal-like conductors. For the purpose of developing the 3-D simulation model, the 2DEG regions are assumed to extend to a depth up to 10 nm into the Si from the oxide interface.
As a preliminary estimate of the QD island designated as C1 in Fig. 5 , we assumed an oval shape with width 140 nm and length 680 nm, located symmetrically within the opening 150 nm by 700 nm in Fig. 4 . We refer to this size and shape for C1 as Model 1. The actual size and shape of the island C1 are not known a priori. They depend on voltage biases placed on the accumulation and depletion gates C8-C16. The size, shape, and location of the dot C1 could be modified from that of Model 1, as needed to accommodate specific bias conditions on the gates and better match experimental measurements, if available. The boundaries of the poly-Si gates C8-C15 (see Fig. 4 ) were used as an offset reference in defining the boundaries of the 2DEG regions C2-C7 (see Fig. 5 ). A 5-nm offset outside the gate boundaries was used, i.e., from a top view, they appear to be offset by a 5-nm distance outside their references. We emphasize that the size and shape of the metal-like conductors C1-C7 depend largely on sufficient electron density created by voltage biases placed on the gates C8-C16. The 2DEG conductors C1-C7 of the 3-D solid model could be modified to better match any available experimentally observed capacitances for each voltage bias condition, whereas the rest of the 3-D solid model remains without change. This describes the heuristic approach. Model 1 is used for demonstration purposes.
3-D views of the simulation model are given in Fig. 6 (a)-(d) wherein the 1000-nm Si-substrate of the model has been removed.
In Fig. 6(a) , the poly-Si structures [C8-C15 in Fig. 6(b) ] are deposited on top of the 35-nm SiO 2 gate oxide layer, which covers the 2DEG layer, as shown by its removal in Fig. 6(b) .
The dielectric 60-nm Al 2 O 3 layer [see Fig. 6 (c)] is a simulated conformal deposition over the poly-Si structures. The Al top layer and conforms to its shape. Whereas, the sputtered Al metal is not a conformal deposition, and it can be treated as such for electrostatic simulation purposes, since it is thick enough to coat vertical and horizontal surfaces of the Al 2 O 3 layer.
Combining the 2DEG "conductors" C1-C7 together with the depletion gates C8-C15 and the Al accumulation top gate, C16 makes a total of 16 conductors. In the following, we use 3-D simulation to determine the capacitances between all 16 conductors. In particular, we are interested in the capacitances between the gates C8-C16 and the QD island C1. After the 3-D solid model is developed, it is meshed in CFD-GEOM. Various aspects of the meshed 3-D solid model are presented in Fig. 7(a)-(d) and include the following, as shown in Fig. 7(d) , proceeding from the bottom to the top: 1000-nm Si substrate; 10-nm 2DEG layer with conductors C1-C7; 35-nm SiO 2 gate oxide layer; 200-nm poly-Si depletion gate layer with conductors C8-C15, 60-nm ALD Al 2 O 3 conformal layer; and 300-nm Al accumulation gate. In Fig. 7(a) , the faintly visible yellow lines define the boundaries of the 2DEG conductors C2-C7 and a solid yellow oval is superimposed to highlight the dot C1.
The CFD GEOM meshed model for device 1 used 3-D unstructured grid tetrahedral elements of the finite volume method (FVM) and had the following parameters: 1) the minimum cell size was 0.01 nm; 2) the maximum cell size allowed was 30 nm; and 3) the total number of unstructured domain tetrahedral elements was 2.2 million. The simulated and experimental capacitances for this structure are presented in Section IV.
B. Double-Gated Nanowire
The second quantum device modeled is a multigated Si nanowire metal-oxide-semiconductor field-effect transistor (MOSFET) [20] , for which the experimental capacitances between the gates and the resulting QD have been characterized in detail. As shown in Fig. 8 with top view dimensions, it is an eight-conductor model with source and drain (C3 and C4), Si charge islands (C1 and C2), lower poly-Si gates (C5, C6, and C7), and upper poly-Si gate (C8). The source and drain conductors C3 and C4 are 400 nm by 400 nm areas with extensions along the nanowire, as shown. The lower poly-Si gates C5 (LGS), C6 (LGC), and C7 (LGD) have 10-nm widths and 370-nm lengths. The upper poly-Si gate conductor C8 (UG) is a 600 nm by 600 nm area. The charge islands C1 and C2 have 20-nm widths. The lengths of the two charge islands depend on the length of the three barrier gaps in between the source and drain conductors, and the two charge islands. We assume that the lengths of the three barrier gaps are equal and that they are positioned symmetrically, as shown underneath the three lower poly-Si gates C5-C7. For the purpose of demonstrating the heuristic approach, we assume a fixed barrier gap of 7 nm in defining C1 and C2.
3-D aspects of the model are given in Fig. 9(a)-(f) . The Sinanowire runs between the source and drain [see Fig. 9 (a) and (b)] and has layer thickness (20 nm) and width (20 nm); this includes the two charge islands C1 and C2 and the three Sibarrier gaps. The Si-nanowire layer resides on top of a buried SiO 2 layer with 400-nm thickness. The lower poly-Si gates C5-C7 in Fig. 9 (b) have 10-nm widths. The thickness of the poly-Si gate layer is taken to be 30 nm, an estimation based on the images of the device [20] . A 30-nm gate oxide SiO 2 covers the nanowire and electrically insulates the conductors C1-C4 from the lower poly-Si gates C5-C7 [see Fig. 9(c) ]. Another 30-nm-thick SiO 2 layer is used to cover the lower poly-Si gates and insulate them from the upper poly-Si gate C8 [see Fig. 9(d)-(f) ]. The air spaces on each end of the nanowire device are included as part of the 3-D solid model [see Fig. 9 (e) and (f)].
Examples of the meshed elements are given in Fig. 10 (a) and (b). As shown in Fig. 10(a) , the gates surround the etched wire on all three sides, as shown by purple shading on the edge of the gray wire. Thus, the nanowire device is like a FinFET (i.e., FET with a vertical Si fin controlled by multigates).
IV. CAPACITANCE RESULTS/COMPARISON WITH EXPERIMENTAL MEASUREMENTS
ESI's CFD-ACE + MEMS software with its advanced electrostatic solver is used in computing the capacitance matrix for quantum devices with 3-D solid models. This is demonstrated using the heuristic models of Section III. 
A. Double-Top-Gated QD Structure
First, we illustrate this using the 16-conductor model described previously in Figs 4-7. The dielectric permittivities for Al 2 O 3 , SiO 2 , and the Si substrate were taken to be 7.9, 3.9, and 11.9, respectively. Taking each conductor in turn, an applied potential of 1 V is placed on the selected conductor and zero potential on the rest. Using the constraint of zero net charge, the electrostatics problem is solved for the net charge on each conductor. The nodal capacitance matrix equation
, which provides a relationship between charge, voltage, and capacitance is used in computing the capacitance matrix. The 16 by 16 capacitance matrix is symmetric with its diagonal terms positive to denote the self-capacitance of the matrix, and off diagonal terms negative to denote mutual capacitance. The sum of all elements in every column and every row is equal to zero, the result of charge conservation (i.e., zero net charge). The simulated capacitances between the conductors C8-C16 and the QD island C1 are shown in Fig. 11 .
Stable, repeatable Coulomb blockade was observed in the device [19] . The period of the blockaded transport can be used to extract the capacitance between the gates and the QD [14] . Simulated capacitances for the lateral device are compared with the experimental values, see Table I . No fitting parameters were used. The 2DEG islands C2-C7 have edges 5-nm offset from gates C8-C15. The 2DEG island C1 has oval shape 680 nm by 140 nm, Model 1 of heuristic approach in the oval space 700 nm by 150 nm. 
B. Double-Gated Nanowire
The capacitance matrix for the eight-conductor nanowire model previously described (see Figs. 8-10 ) is computed using a fixed barrier gap of 7 nm (assumed model for heuristic approach), see Table II . Although not considered herein, the barrier gap between leads and islands could have been used as a fitting parameter since some of the capacitances (e. g., C3,1, and C4,2) will depend on the value assumed for the barrier gap. The simulated capacitances, taken from Table II, are presented in  the fourth column of Table III for comparison with previously published experimental results for the nanowire device. The experimental capacitances, first three columns of Table III, were estimated from Coulomb blockade oscillations [20] .
Simulation results are within 10%-20% of measured values, see Tables I and III ; this represents good agreement especially for the complex topographies treated herein.
V. TCAD REFINEMENT OF QD GEOMETRY AND RESULTING SIMULATED CAPACITANCES
In this section, we describe a TCAD assisted approach for calculating the full capacitance matrix over all gates. We utilize TCAD to compute the electron density within a subsection of the entire structure of the first device (see Fig. 12 ). The 1.5 × 10 11 electrons/cm 2 density contour is used to define the metallic edge of the QD for the capacitance modeling. The critical contour density is guided by previous measurements of the critical density at which 2DEGs in the MOS system reach the metal insulating transition ∼1.5 × 10 11 electrons/cm 2 [18] . In the TCAD-assisted approach of the 3-D simulation method, C1 is modeled, using this critical density-based geometry of the dot, as Model 2 (see Fig. 12 ). Model 2 with its size, shape, and location of the QD C1 has a potential advantage over that of the heuristic approach, Model 1, since TCAD analysis utilizes the bias voltages placed on the gates in determining C1. The capacitances are calculated using Model 2 for C1 in the 3-D simulation.
The 2DEG electron density contours and inversion layer depth in the Si substrate are determined by performing 3-D simulations and analysis using TCAD software Taurus Medici (previous name was Davinci) from Synopsys, Inc., [24] . A symmetric 3-D model of the right half of the structure was used in the TCAD simulations (see Fig. 12 ), in which the depletion gate structures (i.e., C9, C11-C13) are shown "rose" areas. The "blue" regions in Fig. 12 are where the top gate is at its lowest point, a separation of 95 nm from the 2DEG layer (i.e., the thickness of the SiO 2 gate oxide plus the thickness of the Al 2 O 3 ). The contour enclosing the "red/blue" regions define the 2DEG regions, as determined by TCAD. The electron density 1.5 × 10 11 /cm 2 is used as the criterion [18] for determining the 2DEG contours (black lines). In determining the 2DEG geometry, the specified voltage biases for the TCAD analysis of the first device [19] were used: 25 V on top gate (i.e., Al accumulation gate); −1.0 V on depletion gates C12-C14; −1.0 V on the depletion gate C9 of Fig. 12 ; and 0 V on depletion gates C11 and C15. The TCAD analysis simulated the size and shape for the QD island C1, as shown in Fig. 12 (blue line enclosing red and blue regions). C1 with its new size and shape was incorporated into the 3-D solid model, as shown in Fig. 13 .
The size and shape of the island dot C1 in Fig. 13 differs from that in Fig. 5 as follows. The circular end aspects on the right and left are 11 nm closer to the poly side gates C11 and C15. The top portion of C1 is 7 nm farther away from poly side gates C12-C14. The bottom portion of C1 is 9 nm closer to the poly side gate C9, extending 4 nm underneath C9. The simulated capacitances for Model 2 (i.e., the 3D solid model based on TCAD's 2DEG conductor C1) are given in Tables IV-A and B. Capacitances between the depletion gates C9, C11-C15, and the QD C1 are compared with the measured values for both the heuristic approach (Model 1) and the TCAD-assisted approach (Model 2), see Table V . Model 2 results agree within 10%-20% of measured values and is an improvement over Model 1. The Model 2 capacitances are sensitive to the density used in defining the edge of the dot C1. For example, if a density ten times larger than the MIT critical density is used (i.e., 1.5 × 10 12 electrons/cm 2 ), the capacitances from the poly gates C9, C11-C15 to the dot C1 decreased by about 50% as the boundaries defining the dot's edge shrank by about 50 nm. Agreement between the model and experiment is highly dependent on the resultant process dimensions. The top-gate capacitance to the QD C16,1 as shown in Table IV is 15.7 aF. Using parallel plate theory on the same TCAD estimated QD geometry, the top-gate capacitance to the QD is calculated to be 26.1 aF, which is 67% higher. The 3-D capacitance matrix was recalculated for a 10% change in the nominal 60-nm thickness of the Al 2 O 3 layer (i.e., decreased to 54 nm and increased to 66 nm), while keeping all other aspects of the model fixed. The top gate to QD capacitance for the 54-nm thickness was computed to be 17.6 aF, an increase of 12.5%, and for the 66 nm thickness, it was 13.7 aF, a decrease of 12.4%. The capacitances from the poly gates C9, C11-C16 to the dot C1 were sensitive to SiO 2 gate oxide layer thickness. For example, decreasing the thickness 10% from the nominal 35-nm thickness resulted in those capacitances increasing by about 10%.
Though not treated here, another sensitivity factor for the capacitances between the poly gates C9, C11-C15 and the dot C1 is the geometry of the poly gates (e.g., width dimension). The nominal width dimension of the poly gates C9, C11-C15 in Models 1 and 2 is 120-140 nm. If the geometry of the poly gates in Models 1 and 2 is changed by 10%, the boundary edges would change by a 6-nm offset distance (i.e., half of the total change in width). The resulting change in the distance from the poly gates to the dot would result in a significant change in the capacitances.
VI. DISCUSSION
The size and position of the QD are important properties to establish from experimentally determined capacitances between the QD and the neighboring gates. Few detailed analyses of the QD capacitances exist in the literature that consider the full 3-D representation of the device structure and the impact of inaccuracies in the geometry on the resulting capacitances. Despite the challenges related to accurately calculating capacitances in a nanostructure with significant topography, the simulated capacitances agree with experiment within 10%-20% in both the heuristic and TCAD approaches. The methodology shows similar agreement when describing charge sensing, which is discussed elsewhere [25] .
The sensitivity of the capacitances to slight variations of the device geometry from nominal dimensions indicates that the disagreement between simulation and measurement is within the uncertainty produced by fabrication. For example, 10% increase or decrease in the thickness of the Al 2 O 3 layer from its nominal thickness produced a shift in the top-gate capacitance to the QD greater than 12%. Furthermore, a change of 10%-20% in the width dimensions of the poly gates C9 and C12-C15 will result in those capacitances changing by significant amounts. More accurate estimates of QD capacitances will be challenging without significant controls on the fabrication process.
The capacitance modeling is invaluable in helping to determine the position and size of the metallic QD as it unambiguously indicates that the lithographic gate features define the dot. Disorder is known to often locally confine the electron density in much smaller regions than the intended lithographic structure. In the Si MOS system, this is a particular challenge especially in open lateral geometries [19] . The full 3-D modeling of this system provides a clear picture of a metallic QD island that is defined by the conducting gates in both structures and provides a critical analysis tool for experiment in determining position and size of the dots relative to their external gates.
The capacitance model agreement to experiment when using the MIT density is a result that requires further investigation. It is not immediately clear why this choice of density should work so well because the electron wave function (or classically calculated density) extends beyond the MIT contour. Modulation of the gate potential should therefore modulate the integrated effective charge in this insulating region, which would manifest itself as additional capacitance and error. However, in the case of the lateral QD, it appears that the density falls off sufficiently rapidly, that this is not a dominant source of error, and that simultaneously the choice of this particular MIT density appears to be a relatively good one for identifying a metallic edge that emulates the experimentally observed capacitances. Further investigation is necessary to determine whether using the MIT critical density was a fortunate first choice or if this is a more general result, and for what regimes of the QD it will remain a good estimate (e.g., metallic dots in contrast with few electron dots).
VII. CONCLUSION
We investigated the accuracy of two approaches for simulating the position and size of Si QD structures with significant topographical complexity. In the heuristic approach, the boundaries of the dot (Model 1) are based on an educated guess. In the TCAD-assisted approach, TCAD analysis uses the bias voltages on the gates to construct the boundaries of the dot (Model 2) utilizing the electron density 1.5 × 10 11 cm −2 . As expected, the comparison of results with measurements, see Table V, shows that the results of the TCAD-assisted approach matches measurements better. This was to be expected since the dot boundaries coming out of the TCAD analysis are directly based on the particular bias voltages used in the experiment. The advantage of the TCAD-assisted approach is that it constructs the size and shape of the dot based on bias voltages on the gates. An advantage of the heuristic approach is that it can provide ballpark estimates of capacitances when TCAD analysis is unavailable. In addition, when measurements are available, the heuristic approach can be used in an iterative fashion to construct dot size and shape that match measurements.
A 3-D capacitance matrix is calculated for two significantly different QD geometries in this paper and show agreement within 10%-20% of their respective experimental results published elsewhere. Uncertainty in the actual experimental structure due to small variations in layer thickness and gate sizes are more than sufficient to explain differences between the simulation and experimentally obtained capacitances. Furthermore, we present the observation that the size of the QD, the metallic quantum confined region, can be estimated well using an electron density contour of 1.5 × 10 11 cm −2 combined with semiclassical TCAD calculation of the electron density in subsections of the entire device structure. The MIT for similar Si MOS devices was measured recently [18] to be approximately 1.5 × 10 11 cm −2 . This model's utility is also demonstrated through its application in corroborating that the QD size is defined by the lithographic gate features rather than disorder in the local potential. This model has potential applications both for assistance in the analysis of complex QD geometries, design of charge sensing, as well as evaluating behavior of future QD to circuit-coupled configurations.
The same methods and softwares can be used in modeling and simulating the capacitances of complex topographical Si QD structures under voltage bias points that result in smaller QDs than those treated herein. For example, the authors have already modeled and simulated such structures with 3.6-nm diameter objects (e.g., donor atoms with 1.8-nm Bohr radius) using sub-Angstrom meshing resolution. His current research interest includes the study of electrostatically confined silicon-based metal-oxide-semiconductor quantum dots.
